


Problem Definition

- Development of a hardware accelerator to handle polynomial arithmetic operations
- Specification asked for commands to store polynomials, evaluate such polynomials for a set value, evaluate a polynomial with a sequence of inputs, and system reset
- Usage of Lightweight Dataflow Actors to cause the design to be portable and efficient in gate level utilization


Design Calculations & Analysis

16-bit commands are sent for the operations specified about above, so we decided to carefully split these bits in this manner:



Creation of a software prototype and multiple hardware designs to carefully understand how the system would work, and which design would be the most efficient and practical for this task.

Final Design



Prototype & Test Results

